## CHAPTER 5

## DIGITAL IC SUBSYSTEMS DESIGN

5.1 VLSI Design and Considerations
5.2 Design of an Adder
5.3 Design of a Shifter
5.4 Design of Register Array
5.5 Design of Static and Dynamic RAM

### 5.1 VLSI DESIGN AND CONSIDERATIONS

When designing large complex systems, a logical and systematic approach is essential; otherwise, the whole system may become obsolete even before it is off the drawing block. A common approach is the top-down design approach. With this approach, a complex system is partitioned into various subsystems based on functionality and modularity. Each module is further subdivided into smaller modules until the complexities of the sub-modules are at a comprehensible level of details. Subsequently, high degree of regularity within the sub-modules/subsystems are either identified or created before the actual design is embarked on.

Logical connections and number of interconnections between the various subsystems are also important considerations during the design phase. Power routing, data bus routing and control signal routing are important routes that need careful planning.

Testing requirements are also major considerations right at the start of the design process. Additional circuitries to test the functionality of the various blocks within the IC are designed during the design phase. The testing circuitry may take up as much as $30 \%$ of the total chip area.

### 5.1.1 System Partitioning

Figure 5-1 shows the system partitioning of a 4-bit Arithmetic Logic Unit (ALU), which generally performs operations such as arithmetic, logic and shifting operations as well as provide temporary storage for the operands. It can be divided into 3 subsystems as shown.

The register array acts as a temporary storage for the operands. It stores data coming from the I/O port as well as the output of the adder. The adder unit performs arithmetic and logic operations on the data from the register array. The shifter shifts the output of adder, if necessary, before sending it to the register array or communicate it to other subsystems through the I/O port. Control over the functions to be performed is effected by the control signals as indicated.

Bus 1 (4-bit bus)


Figure 5-1 Basic Two Bus Architecture of 4-bit ALU

### 5.2 DESIGN OF AN ADDER

### 5.2.1 Requirements For an n-bit Adder

Consider the addition of two binary numbers $A+B$ as follows:


Figure 5-2 Addition of Two Binary Numbers

From the above, it is shown that for any addition of a " 1 " to column $K$, this bit actually act as a third input to the adder hence a truth table with three inputs $A_{k}, B_{k}$, $\mathrm{C}_{\mathrm{k}-1}$ and two outputs $\mathrm{S}_{\mathrm{k}}$ and $\mathrm{C}_{\mathrm{k}}$ is required as shown in Table 5-3.

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}_{\mathbf{k}}$ | $\mathbf{B}_{\mathbf{k}}$ | $\mathbf{C}_{\mathbf{k}-\mathbf{1}}$ | $\mathbf{S}_{\mathbf{k}}$ (Sum) | $\mathbf{C}_{\mathbf{k}}$ (Carry) |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

Table 5-3 Truth Table of a 1-bit Full Adder

Using SOP,

$$
\text { Sum, } S_{k}=\bar{A}_{k} B_{k} \bar{C}_{k-1}+A_{k} \bar{B}_{k} \bar{C}_{k-1}+\bar{A}_{k} \bar{B}_{k} C_{k-1}+A_{k} B_{k} C_{k-1}
$$

$$
S_{k}=\bar{C}_{k-1}\left(\bar{A}_{k} B_{k}+A_{k} \bar{B}_{k}\right)+C_{k-1}\left(\bar{A}_{k} \bar{B}_{k}+A_{k} B_{k}\right)
$$

Let

$$
H_{k}=\left(\overline{A_{k}} B_{k}+A_{k} \overline{B_{k}}\right)
$$

Thus

$$
S_{k}=H_{k} \overline{C_{k-1}}+\overline{H_{k}} C_{k-1}=H_{k} \oplus C_{k-1}
$$

Similarly, using SOP, $C_{k}=A_{k} B_{k}+H_{k} C_{k-1}$

Based on the above equations, the followings are derived for implementation into stick diagrams.

$$
\text { If } \begin{aligned}
& A_{k}=B_{k} \text { then } H_{k}=0 \text { thus } S_{k}=C_{k-1} \text { and } \\
& C_{k}=A_{k}=B_{k}
\end{aligned}
$$

$$
\text { else, } \quad \begin{aligned}
& H_{k}=1 \text { and } \begin{array}{l}
S_{k}
\end{array}=\overline{C_{k-1}} \text { and } \\
& C_{k}=C_{k-1}
\end{aligned}
$$

Figure 5-4 shows the block diagram of a 1-bit adder with its input and output pins/interconnections and their access direction. The access direction is of great importance as it dictates how subsequent adder bits can be cascaded. Figure 5-5 shows the stick diagram connections for $\mathrm{C}_{\mathrm{k}}$ and $\mathrm{S}_{\mathrm{k}}$ based on the Boolean equations derived previously.


Figure 5-4 Block Diagram of 1-bit Full Adder with Access Pins defined


Figure 5-5 Gate-Level schematic of 1-bit Full Adder


Figure 5-6 Transistor-Level schematic of 1-bit Full Adder


Figure 5-7 Stick Diagram of Single bit Adder using CMOS technology

A 4-bit adder is then formed by cascading four added elements as indicated in Figure 5-8.


Figure 5-8 4-bit Adder Block Layout Structure

### 5.3 DESIGN OF A SHIFTER

A shifter performs shift operation on its inputs before sending the results out onto a data bus. For the example shown in Figure 5-1, the shifter receives the output of the adder, perform a shift operation ranging from no shifting to 3-bit shift, before sending the results onto another 4-bit bus back to the register array.

### 5.3.1 Requirements For an n-bit Shifter

For the 4-bit shifter shown in Figure 5-9, four mutually exclusive shift control inputs are required to select between different shifting operations available as shown by the truth table.

| Shift Control Inputs |  |  |  |  |  | Outputs |  |  |  |  | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: |
| sh $_{\mathbf{0}}$ | $\mathbf{s h}_{\mathbf{1}}$ | $\mathbf{s h}_{\mathbf{2}}$ | $\mathbf{s h}_{\mathbf{3}}$ | Out $_{\mathbf{0}}$ | Out $_{\mathbf{1}}$ | Out $_{\mathbf{2}}$ | Out $_{\mathbf{3}}$ |  |  |  |  |
| 1 | 0 | 0 | 0 | $\mathrm{In}_{0}$ | $\mathrm{In}_{1}$ | $\mathrm{In}_{2}$ | $\mathrm{In}_{3}$ | No Shift |  |  |  |
| 0 | 0 | 0 | 1 | $\mathrm{In}_{1}$ | $\operatorname{In}_{2}$ | $\mathrm{In}_{3}$ | $\mathrm{In}_{0}$ | Shift left by 1 bit |  |  |  |
| 0 | 0 | 1 | 0 | $\mathrm{In}_{2}$ | $\mathrm{In}_{3}$ | $\mathrm{In}_{0}$ | $\mathrm{In}_{1}$ | Shift left by 2 bits |  |  |  |
| 0 | 1 | 0 | 0 | $\mathrm{In}_{3}$ | $\mathrm{In}_{0}$ | $\mathrm{In}_{1}$ | $\mathrm{In}_{2}$ | Shift left by 3 bits |  |  |  |

The shifting of bits is done by turning on the CMOS transmission gate to re-direct the input bits onto the output bus.


Figure 5-9 $4 \times 4$ Barrel Shifter

Figure 5-9 shows a barrel shifter made up of switch arrays. The interbus switches are connected in a staircase fashion to facilitate the shift operation. The shifter does not have storage capability and its structure is of high regularity, giving rise to ease of layout.

### 5.4 DESIGN OF REGISTER ARRAY

Registers are memory/storage elements and can be used to store single bit data. It can be achieved using a variety of means. For dynamic shift registers, capacitive means are applied in the storing of data. In the case of static shift registers, clock signals are required to synchronize the transfer of data into the registers, hence bi-stable devices such as flip-flops are used.

### 5.4.1 Dynamic Shift Register Cell

Figure 5-10 and Figure 5-11 show basic dynamic storage cell implemented using CMOS technology.


Figure 5-10 Basic Inverting Dynamic Storage Cells


Figure 5-11 Non-inverting Dynamic Storage Cell

In the case of non-inverting dynamic storage cell, on $\phi_{1}$, data is clocked into inverter 1 and on $\phi_{2}$, true data is presented at the output of inverter 2.

### 5.4.1.1 Operation of 4-bit Dynamic Shift Register Cell

Figure 5-12 shows the implementation of a dynamic 4-bit shift register using 4 non-inverting dynamic storage cells cascaded as shown. Data entered into the register are transferred on the triggering edge of the clock pulse.


Figure 5-12 4-bit Dynamic Shift Register

Data bits are shifted in when $\phi . L D$ is present, one bit being entered on each $\phi_{1}$ signal (provided LD is at logic 1). Each bit is stored in $\mathrm{C}_{\mathrm{g} 1}$ as it is entered, and then transferred complemented into $\mathrm{C}_{\mathrm{g} 2}$ during the next $\phi_{2}$. Thus, after a $\phi_{1}$ followed by $\phi_{2}$ signal, the stored bit is present at the output of inverter 2 . On the next $\phi_{1}$, the next input bit is stored in $\mathrm{C}_{\mathrm{g} 1}$ and simultaneously the first bit stored is passed on to inverter pair 3 and 4 by being stored in $\mathrm{C}_{\mathrm{g}}$, and so on. Once 4 bits are stored, data can be made available in either serial or parallel form.


Figure 5-13 Leaf Cell of Inverting Dynamic Storage Cell

### 5.5 DESIGN OF STATIC AND DYNAMIC RAM

Random Access Memories (RAM) are volatile memories because data written into the storage circuits are lost when power is disconnected. It is used for storing data that are frequently changing. They are classified into two broad categories namely, Static RAM and Dynamic RAM.

### 5.5.1 RAM Array Architecture

Figure 5-14 shows a RAM array architecture. The address bus ( $\mathrm{A}_{0}-\mathrm{A}_{13}$ ) provides inputs to the row decoder and the column decoder to select the desired row and column memory cell in the array. The pulse generator provides the timing for turning on the pre-charge circuitry. The pre-charged circuitry provides pre-charging of the data bus in the columns. There is one sense amplifier located at the bottom of each column in the array.


Figure 5-14 Basic Memory Array Architecture

### 5.5.1.1 Pre-charge Bus

Bus structures carrying data signals are generally long and connected to a large number of memory cells or subsystems, thus the bus capacitances are high and propagation of signals are slow. The effects of bus capacitance can be limited by using the pre-charge bus, thus enhancing the speed of the signal propagation in the bus.

Precharging is normally done during the inactive cycle of the clock, allowing the bus to be charged to $\mathrm{V}_{\mathrm{dd}}$, hence time is saved in the normal operation.

### 5.5.2 Static RAM (SRAM)

Data stored in static RAM are held by cross-coupled devices and are maintained for as long as the power is on. It has low packing density because it requires 6 transistors to form a basic 1-bit cell. The basic cell consists of two cross-coupled bistable circuits (INV X and INV Y) and two transistors for ROW select ( $\mathrm{T}_{5}$ and $\mathrm{T}_{6}$ ).


Figure 5-15 6-Transistors Static Memory Cell (Logic View)


Figure 5-16 6-Transistors Static Memory Cell

## (i) Write Operation

1. Before operation takes place, that is $C L K=0$, both Bit and $\overline{\text { Bit }}$ lines are precharged to " H " via $\mathrm{T}_{7}$ and $\mathrm{T}_{8}$.
2. Data to be written is placed on the $\mathrm{I} / \mathrm{O}$ bus and its complementary data is placed on the $\overline{\mathrm{I} / \mathrm{O}}$ bus.
3. When the Column Select is Enabled, data are transferred to the Bit and Bit lines.
4. Enabling the Row Select will cause the data on the Bit to be stored in INV X via $\mathrm{T}_{5}$ and the complementary data on Bit to be stored in INV Y via $\mathrm{T}_{6}$.

To write a "H" logic,

1. Precharge Bit and Bit lines to High.
2. Place a " H " logic on the $\mathrm{I} / \mathrm{O}$ bus and a " L " logic on the $\overline{\mathrm{I} / \mathrm{O}}$ bus.
3. Enable the Column Select. These logics will be presented to the Bit line $\overline{\mathrm{Bit}}$ line respectively. A logic " $L$ " on the $\overline{B i t}$ line causes it to discharge.
4. Enable the Row Select. The logic state on the Bit and $\overline{\mathrm{Bit}}$ lines will be presented to INV X and INV Y respectively.

The two inverters interlock their states and stabilized. The data remains for as long as the power is ON or when new data is wrote into it.

## (ii) Read Operation

1. Before operation takes place, that is $C L K=0$, both Bit and $\overline{\text { Bit }}$ lines are precharged to " H " via $\mathrm{T}_{7}$ and $\mathrm{T}_{8}$.
2. When the Row Select is Enabled, output of INV $X$ and INV $Y$ will be connected to the $\overline{B i t}$ and Bit lines respectively.
3. Enabling the Column Select will cause the data on the Bit and $\overline{\text { Bit }}$ lines to be presented to the I/O and $\overline{\mathrm{I} / \mathrm{O}}$ bus respectively.

To read a " H " logic (previously stored in INV X),

1. Precharge Bit and Bit lines to High.
2. Enable the Row Select. A " L " at output of INV $X$ will be presented to $\overline{\mathrm{Bit}}$ line while a " H ", output of INV Y , will be presented to the Bit line. The logic " L " on the output of INV X causes the Bit line to discharge.
3. Enable the Column Select. The logic " $H$ " on the Bit and the logic " $L$ " on the $\overline{B i t}$ lines are impressed onto the $\mathrm{I} / \mathrm{O}$ and $\overline{\mathrm{I} / \mathrm{O}}$ bus respectively.

### 5.5.2.1 Latched-Based Sense Amplifier

A sense amplifier is found at the bottom of each column of the memory array. It is used to increase the current sinking capability of the selected cell and is controlled by the Sense signal, S. Together with the sense amplifier, the pull-down transistors in the 6-T cells can be of minimum size without affecting speed of operation.


Figure 5-17 Sense Amplifier Circuit at Bottom of RAM Array Column

During read operation, when the Sense signal is inactive, the state of the Bit and $\overline{\mathrm{Bit}}$ lines are reflected on the sense amplifier transistors $T_{3}, T_{4}$ and $T_{1}, T_{2}$ respectively. Once the Sense signal goes " H ', the charges on the Bit line will discharge to $\mathrm{V}_{\text {ss }}$ through $T_{2}$ and $T_{5}$ if the cell is holding a logic " $L$ ". The discharging of the Bit line via $\mathrm{T}_{5}$ provides extra current sinking capability in addition to that available in the selected memory cell for data lines. Thus, the pull-down transistors in the 6-T cells can be of minimum size without affecting the speed of operation.

### 5.5.3 Dynamic RAM (DRAM)

Data stored in dynamic RAM uses capacitive means (gate capacitance or capacitor) hence periodic refreshing is required. Although it requires refreshing circuitry, DRAM enjoys a high packing density since its basic cell can be formed with 1 to 4 transistors.

### 5.5.3.1 One Transistor DRAM Memory (1-T DRAM)

The data is stored in a capacitor, $\mathrm{C}_{\mathrm{s}}$, that is built within the cell structure. The transistor, T , acts to isolate the stored charge from the data line except for read or write operation. The $C_{L}$ represents the large parasitic capacitance and load capacitance that is present in the bit line $B$.


I/O
Figure 5-18 1-T Memory Cell
(i) Write Operation - WEN $=1(S 3, S 4)$

Before the start of a write operation, the BL line is pre-charged to " H ", that is, $\mathrm{C}_{\mathrm{L}}$ is pre-charged to $\mathrm{V}_{\text {dd }}$.

To begin a write operation, the WEN line is set to 1 , thus switch S 3 and S 4 are in the position as shown.

Data to be written is impressed on the I/O bus. The Column select (S2) connects the appropriate BL line to the I/O bus while the Row select (S1) connects the BL line to $C_{s} . C_{s}$ is then charged or discharged accordingly to the value held on the BL line.
(ii) Read Operation - WEN $=0(S 3, S 4)$

Before the start of a read operation, the BL line is pre-charged to " H ", that is, $\mathrm{C}_{\mathrm{L}}$ is pre-charged to $\mathrm{V}_{\mathrm{dd}}$.

To perform a read operation, the WEN line is set to 0 , thus switch S3 and S4 are in the position as shown.

To read a "L" that was previously stored in $\mathrm{C}_{\mathrm{s}}$, when the Row Select ( S 1 ) is activated, $C_{S}$ will be shorted to the BL line. This causes $C_{S}$ to charge up while $C_{L}$ to discharge and $\mathrm{V}_{\mathrm{CL}}$ to drop significantly. The sense amplifier, which is connected to the bottom of the column, will detect this drop in $\mathrm{V}_{\mathrm{CL}}$, amplifies this voltage drop to give a " L " value on the I/O bus, and at the same time impressed it on the BL line. This causes both $C_{L}$ and $C_{S}$ to discharge to " $L$ " (back to original stored value).

To read a " H " that was previously stored in $\mathrm{C}_{\mathrm{s}}$, when Row Select is activated, $\mathrm{C}_{\mathrm{s}}$ will charge up slightly, thus $\mathrm{V}_{\mathrm{CL}}$ drops slightly. This slight drop in $\mathrm{V}_{\mathrm{CL}}$ is detected by the sense amplifier, which amplifies this signal to give a " H " on the $\mathrm{I} / \mathrm{O}$ bus, and at the same time impressed it on the BL line. This causes both $C_{S}$ and $C_{L}$ to charge up to $\mathrm{V}_{\mathrm{cc}}$.

It can be observed that the reading operation is destructive to the charge stored, however it also refreshes the memory.

The 1-T memory cell has low noise immunity due to logic level output being dependent on the detection of voltage drop in $\mathrm{V}_{\text {CL }}$. However, it provides high packing density and high speed of operation.

### 5.4.3.2 Three Transistors DRAM Memory

The basic memory cell of a 3-T DRAM consists of 3 transistors. The data is stored using the gate capacitance of transistor $\mathrm{T}_{2}$ as shown in the Figure 5-19.


Figure 5-19 3-T DRAM cell and Stick Diagram
(i) Write Operation

Bus is precharged to " H ". (Data to be stored is placed on the $\mathrm{I} / \mathrm{O}$ line. When the Column Select is turned ON, the value on the I/O line will be placed on the BUS line.) Setting $W R=$ " $H$ " and $R D=" L ", T_{1}$ will be $O N$ and $T_{3}$ will be OFF, thus the logic level on the Bus is communicated to the gate of $\mathrm{T}_{2}$.

## (ii) Read Operation

Bus is precharged to " H " before setting $\mathrm{WR}=$ " L " and $\mathrm{RD}=$ " H ". If the stored value is " H ", both $\mathrm{T}_{2}$ and $\mathrm{T}_{3}$ will be " ON " thus the BUS will be pulled down to " L " via $\mathrm{T}_{2}$ and $\mathrm{T}_{3}$. (When Column Select is ON, the value on the BUS line will be impressed onto the I/O line.)

On the other hand, if the stored value is " L ", then $\mathrm{T}_{2}$ will be OFF and $\mathrm{T}_{3}$ will turn ON, and the BUS will remain at " H " (its pre-charged value).

It can be observed that the complement of the stored value is being read onto the BUS. Thus, for non-inverted output, an inverter is needed before the actual output stage.

### 5.4.3.3 Four Transistor DRAM Memory

Figure 5-20 shows a 4-transistor DRAM implementation.


Figure 5-20 4-T DRAM Memory Circuit

## (i) Write Operation

Both Bit and $\overline{\text { Bit }}$ lines are precharged to " H " when $\mathrm{T}_{5}$ and $\mathrm{T}_{6}$ are "ON". To write a logic " $L$ ", the Bit line is forced to " $L$ " by the $I / O$ bus while the $\overline{B i t}$ line remains " H ". When the Row Select turns $\mathrm{T}_{3}$ and $\mathrm{T}_{4}$ on, the charge at the gate capacitance, $\mathrm{C}_{\mathrm{g} 2}$, will discharge to a " L " while $\mathrm{C}_{\mathrm{g} 1}$ is charged to a " H ".
(ii) Read Operation

Both Bit and $\overline{\text { Bit }}$ lines are precharged to " H " when $\mathrm{T}_{5}$ and $\mathrm{T}_{6}$ are "ON". To read a " $L$ ", when the Row Select is activated, the Bit line discharges to " $L$ "
 bus through the Bit line.

During read operation, the sense amplifier at the bottom of the column is used to increase the current sinking capability of the selected cell

### 5.4.3.4 Dynamic Storage Element Comparison

DRAM enjoys high packing density. Data is stored at the gate capacitance of the transistor and requires periodic refreshing.

The 1-T DRAM has the highest packing density and operating speed. Power consumption is limited to writing and reading operations. Data is stored in capacitors and requires periodic refreshing.

The 3-T DRAM has lower packing density. Power is consumed when RD is " H " and data stored is " H ". Data is stored at the gate capacitance and requires periodic refreshing.

The 4-T DRAM has the lowest packing density. Power is consumed regardless of the logic state as it supports complementary output. Data is stored at the gate capacitance and requires periodic refreshing.

## Review Questions

## Question 1

With regard to the Figure 5-21,
(a) draw the stick diagram and its transistor level schematic.
(b) state the logic function at $\mathrm{O} / \mathrm{P}$. If $\mathrm{E}=$ " L ", what is the state of $\mathrm{O} / \mathrm{P}$ ?
(c) with reference to part (b), suggest modifications, if any, to eliminate ambiguity at the output.
(d) draw the stick diagram of the modified circuit using CMOS technology.


Figure 5-21

## Solution to Q1

(a) Stick Diagram


Transistor Level Schematic

(b) $\quad O / P=\left(A X+A^{\prime} Y\right) E$

If $E=$ ' L ', from the schematic, $\mathrm{O} / \mathrm{P}=$ unknown (floating).
(c) Add a transistor to tie the output to ground when $\mathrm{E}=\mathrm{C}^{\mathrm{L}}$ '.
(d) Modified Circuit


## Question 2

Construct the colour coded stick diagram to represent the design of an integrated CMOS structure to decode the three input lines $E_{0}, E_{1}$ and $E_{2}$ into eight output lines $Z_{0}, Z_{1} \ldots Z_{7}$, in accordance with the truth table given in Table 5-22.

Table 5-22

| Inputs |  |  |  | Outputs |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{E}_{\mathbf{2}}$ | $\mathbf{E}_{\mathbf{1}}$ | $\mathbf{E}_{\mathbf{0}}$ | $\mathbf{Z}_{\mathbf{0}}$ | $\mathbf{Z}_{\mathbf{1}}$ | $\mathbf{Z}_{\mathbf{2}}$ | $\mathbf{Z}_{\mathbf{3}}$ | $\mathbf{Z}_{\mathbf{4}}$ | $\mathbf{Z}_{\mathbf{5}}$ | $\mathbf{Z}_{\mathbf{6}}$ | $\mathbf{Z}_{\mathbf{7}}$ |  |  |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |  |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |  |  |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |  |  |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |  |  |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |  |  |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |  |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  |  |

## Solution to Q2

From the truth table, the output equations for the 3-to-8 decoder are :-

$$
\begin{aligned}
& \bar{Z}_{0}=\bar{E}_{2} \bar{E}_{1} \bar{E}_{0} \\
& \rightarrow \quad Z_{0}=\bar{E}_{2} \bar{E}_{1} \bar{E}_{0} \\
& \overline{Z_{1}}=\bar{E}_{2} \bar{E}_{1} E_{0} \\
& \rightarrow \quad Z_{1}=\overline{\bar{E}}_{2} \bar{E}_{1} E_{0} \\
& \overline{Z_{2}}=\bar{E}_{2} E_{1} \bar{E}_{0} \\
& \rightarrow \quad Z_{2}=\overline{\bar{E}}_{2} \mathrm{E}_{1} \overline{\mathrm{E}}_{0} \\
& \overline{Z_{3}}=\bar{E}_{2} E_{1} E_{0} \\
& \rightarrow \quad Z_{3}=\overline{\bar{E}}_{2} E_{1} E_{0} \\
& \overline{Z_{4}}=E_{2} \bar{E}_{1} \bar{E}_{0} \\
& \rightarrow \quad Z_{4}={\bar{E} \bar{E}_{2} \bar{E}_{1} \bar{E}_{0}} \\
& \overline{Z_{5}}=E_{2} \bar{E}_{1} E_{0} \\
& Z_{5}=E_{2} \bar{E}_{1} E_{0} \\
& \bar{Z}_{6}=E_{2} E_{1} \bar{E}_{0} \\
& Z_{6}=E_{2} E_{1} \bar{E}_{0} \\
& \overline{Z_{7}}=E_{2} E_{1} E_{0} \\
& \rightarrow \quad Z_{7}=E_{2} E_{1} E_{0}
\end{aligned}
$$

From the output equation, it is realised that each individual output can actually be implemented using a 3 -input NAND gate. Hence, using CMOS technology, the stick diagram for the 3 -to- 8 decoder is as shown below.


## Question 3

Multiplexers and demultiplexers are common block found in digital circuits design.
(a) A demultiplexer is a device that takes in one input and direct it to the respective output based on a set of control signals. Table 5-23 shows the truth table of a 1-to-4 demultiplexer.
Derive, using Karnaugh Maps or otherwise, the boolean equation of the outputs.
Table 5-23

| Inputs |  | Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{0}}$ | $\mathbf{D}_{\mathbf{3}}$ | $\mathbf{D}_{\mathbf{2}}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{0}}$ |
| 0 | 0 | 0 | 0 | 0 | $\mathbf{I n}$ |
| 0 | 1 | 0 | 0 | $\mathbf{I n}$ | 0 |
| 1 | 0 | 0 | $\mathbf{I n}$ | 0 | 0 |
| 1 | 1 | $\mathbf{I n}$ | 0 | 0 | 0 |

(b) A multiplexer is a device that has more than one input and direct it to the respective output based on a set of control signals. For a 4-to-1 multiplexer, 2 select signals $\mathrm{S}_{1}$ and $S_{0}$ are required. For each combination, the input is presented to one of 4 outputs.

The boolean equation given below is that of the output of a 1-to-4 multiplexer.

$$
Z=\overline{S_{1}} \bar{S}_{0} I_{0}+\overline{S_{1}} S_{0} I_{1}+S_{1} \overline{S_{0}} I_{2}+S_{1} S_{0} I_{3}
$$

Based on the given equation, draw the transistor level circuitry of $Z$ using CMOS SWITCH logic concept. Assume negated signals are readily available.
(c) Draw the color coded stick diagram of part (b).

## Solution to Q3

(a) Demultiplexer

(b) $\quad \mathrm{Z}=\overline{\mathrm{S}}_{1} \overline{\mathrm{~S}}_{0} \mathrm{I}_{0}+\overline{\mathrm{S}}_{1} \mathrm{~S}_{0} \mathrm{I}_{1}+\mathrm{S}_{1} \mathrm{~S}_{0} \mathrm{I}_{2}+\mathrm{S}_{1} \mathrm{~S}_{0} \mathrm{I}_{3}$


Transistor Level Schematic (Using Switch Logic)



Color Coded Stick Diagram of a 4-to-1 Multiplexer

## Question 4

A priority encoder is a combinational circuit in which each input is assigned a priority with respect to the other inputs, and the output code generated any time is that associated with the highest priority input then the present. With the truth table,
(a) work out the logic expression at the outputs, $\mathrm{P}_{1}$ and $\mathrm{P}_{0}$.
(b) show the transistor level implementation of $P_{1}$ and $P_{0}$, using CMOS technology.
(c) construct its colour coded stick diagram.


Figure 5-24

## Solution to Q4

Using SOP,

$$
\begin{aligned}
P_{1} & =\bar{E}_{2} \bar{E}_{1} E_{0}+\bar{E}_{2} E_{1} E_{0}+\bar{E}_{2} E_{1} E_{0} \\
& =\bar{E}_{2} E_{0}\left(\bar{E}_{1}+E_{1}\right)+\bar{E}_{2} E_{1} E_{0} \\
& =\overline{E_{2}} E_{0}+\bar{E}_{2} E_{1} \bar{E}_{0} \\
& =\bar{E}_{2}\left(E_{0}+\bar{E}_{0} E_{1}\right)
\end{aligned}
$$

Using the Boolean rule of $A+\bar{A} B=A+B$, thus

$$
P_{1}=\overline{E_{2}}\left(E_{0}+E_{1}\right)
$$

Similarly,

$$
\begin{aligned}
P_{0} & =\bar{E}_{2} \bar{E}_{1} E_{0}+E_{2} \bar{E}_{1} E_{0}+\overline{E_{2}} E_{1} E_{0}+E_{2} \bar{E}_{1} E_{0}+E_{2} E_{1} E_{0} \\
& =\bar{E}_{2} \bar{E}_{1} E_{0}+E_{2} \bar{E}_{1}\left(E_{0}+E_{0}\right)+E_{2} \bar{E}_{1}\left(E_{0}+E_{0}\right) \\
& =\bar{E}_{2} \bar{E}_{1} E_{0}+E_{2}\left(E_{1}+\overline{E_{1}}\right) \\
& =\bar{E}_{2} \bar{E}_{1} E_{0}+E_{2}
\end{aligned}
$$

Using the Boolean rule of $A+\bar{A} B=A+B$, thus

$$
P_{0}=E_{2}+\left(\bar{E}_{1} E_{0}\right)
$$

(b) Transistor Level Schematic


CMOS Implementation Using Complex Gate Concept
(c) Color Coded Stick Diagram


## Question 5

Table 5-25 shows the truth table of a 1-bit adder. From the truth table,
(a) derive, using Karnaugh Maps or otherwise, the boolean equation for the carry, $\mathrm{C}_{\mathrm{k}}$.
(b) using CMOS complex gate implementation, draw the transistor level circuitry of $\mathrm{C}_{\mathrm{K}}$ : $\mathrm{C}_{\mathrm{K}}=\left(\mathrm{A}_{\mathrm{K}} \oplus \mathrm{B}_{\mathrm{K}}\right)+\mathrm{A}_{\mathrm{K}}+\mathrm{B}_{\mathrm{K}}$
(c) draw the colour-coded stick diagram of part (b).

Table 5-25

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}_{\boldsymbol{k}}$ | $\mathbf{B}_{\boldsymbol{k}}$ | $\mathbf{C}_{\mathbf{k}-\mathbf{1}}$ | $\mathbf{S}_{\mathbf{k}}$ (Sum) | $\mathbf{C}_{\mathbf{k}}$ (Carry) |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

## Error! Bookmark not defined.

## Solution to Q5

(a)

$$
\begin{aligned}
& C_{k}=A_{k} B_{k} \bar{C}_{k-1}+A_{k} B_{k} C_{k-1}+\overline{A_{k}} B_{k} C_{k-1}+A_{k} B_{k} C_{k-1} \\
& \left.\left.C_{k}=A_{k} B_{k} \overline{\left(C_{k-1}\right.}+C_{k-1}\right)+C_{k-1} \bar{A}_{k} B_{k}+\overline{A_{k}} B_{k}\right) \\
& \left.C_{k}=A_{k} B_{k}+\overline{\left(A_{k}\right.} B_{k}+\overline{A_{k}} B_{k}\right) C_{k-1} \\
& C_{k}=A_{k} B_{k}+\left(A_{k} \oplus B_{k}\right) C_{k-1}
\end{aligned}
$$

(b)

XOR Gate


CMOS Complex Gate Implementation
(c) Color Coded Stick Diagram


## Question 6

Draw the structure of a 6 -transistor Static RAM cell with the sense amplifier.
(a) Explain its read and write operation.
(b) Explain the need for the sense amplifier circuit.

## Solution to Q6



Figure Q6
(a)(i) Write Operation

Both Bit and Bit are precharged to " H " before operation takes place. Row Select ( $T_{5}$ and $T_{6}$ ) and Column Select (Figure Q6) are used to select the required memory cell in the array.

To write a " H " logic, the logic is placed on the I/O bus, presented to the Bit line and a " L " logic is placed on the $\overline{\mathrm{I} / \mathrm{O}}$ bus, and presented to the $\overline{\text { Bit }}$ line. This causes the $\overline{\mathrm{Bit}}$ line to discharge. The two inverters interlock their states and stabilized. The data remains for as long as the power is ON or when new data is wrote into it.
(ii) Read Operation

Both Bit and Bit lines are precharged to " H " before operation takes place. Row select and Column select are used to select the required memory cell in the array.

If the logic level stored is " H ", $\overline{\mathrm{Bit}}$ will discharge to " L " through $\mathrm{T}_{6}$ and the pull-down transistor in INV X while the Bit line remains " H ". The data presented to the I/O Bus is thus logic " H " and that on the $\overline{\mathrm{I} / \mathrm{O}}$ Bus is logic " L ".
(b) Sense Amplifier

A sense amplifier is found at the bottom of each column of the memory array. It is used to increase the current sinking capability of the selected cell and is controlled by the Sense signal. Thus, the pull-down transistors in the 6-T cells can be of minimum size without affecting speed of operation.

## Question 7

Draw the structure of a 1-T DRAM cell and explain the read operation if:-
(a) it initially stores a logic level of " 0 "
(b) it initially stores a logic level of " 1 "

## Solution to Q7



Figure Q7

## Read Operation

Before the start of a read operation, the $B$ line is pre-charged to " $H$ ", that is, $C_{L}$ is precharged to $\mathrm{V}_{\mathrm{cc}}$.
(a) To read a " L " that was previously stored in $\mathrm{C}_{\mathrm{s}}$, when the Row Select is activated, $\mathrm{C}_{\mathrm{s}}$ will be shorted to the $B$ line. This causes $C_{S}$ to charge up while $C_{L}$ to discharge and $\mathrm{V}_{\mathrm{CL}}$ to drop significantly. The sense amplifier, which is connected to the bottom of the column, will detect this drop in $\mathrm{V}_{\mathrm{CL}}$, amplifies this voltage drop to give a "L" value on the I/O bus, and at the same time impressed it on the $B$ line. This causes both $C_{L}$ and $\mathrm{C}_{\mathrm{S}}$ to discharge to " L " (back to original stored value).
(b) To read a " H " that was previously stored in $\mathrm{C}_{\mathrm{S}}$, when Row Select is activated, $\mathrm{C}_{\mathrm{S}}$ will charges up slightly, thus $\mathrm{V}_{\mathrm{CL}}$ drops slightly. This slight drop in $\mathrm{V}_{\mathrm{CL}}$ is detected by the sense amplifier, which amplifies this signal to give a " H " on the $\mathrm{I} / \mathrm{O}$ bus, and at the same time impressed it on the $B$ line. This causes both $C_{S}$ and $C_{L}$ to charge up to $V_{c c}$.

It can be observed that the reading operation is destructive to the charge stored, however it also refreshes the memory.

The 1-T memory cell has low noise immunity due to logic level output being dependent on the detection of voltage drop in $\mathrm{V}_{\mathrm{CL}}$. However, it provides high packing density and high speed of operation.

## Question 8

For a three transistor dynamic RAM, explain its read and write operations.

## Solution to Q8



1畆保
(i) Write Operation

Bus is precharged to " H " before setting $\mathrm{WR}=$ " H " and $\mathrm{RD}=$ " L ". Data to be stored is impressed on the BUS. With $\mathrm{T}_{1}$ "ON" and $\mathrm{T}_{3}$ OFF, the logic level on the Bus is communicated to the gate of $\mathrm{T}_{2}$.
(ii) Read Operation

Bus is precharged to " H " before setting $\mathrm{WR}=$ " L " and $\mathrm{RD}=$ " H ". If the stored value is " H ", both $\mathrm{T}_{2}$ and $\mathrm{T}_{3}$ will be "ON" thus the BUS will be pulled down to " L ". On the other hand, if the stored value is " $L$ ", then $T_{2}$ will be OFF and $T_{3}$ will turn ON, and the BUS will remain at " H " (its pre-charged value).

It can be observed that the complement of the stored value is being read onto the BUS. Thus, for non-inverted output, an inverter is needed before the actual output stage.

## Question 9

For a 4-T dynamic CMOS memory, explain its read and write operations.

## Solution to Q9


werma

## Write Operation

Both Bit and Bit lines are precharged to " H " when $\mathrm{T}_{5}$ and $\mathrm{T}_{6}$ are "ON". To write a logic "L", the Bit line is forced to " L " by the $\mathrm{I} / \mathrm{O}$ bus while the Bit line remains " H ". When the Row Select turns $T_{3}$ and $T_{4}$ on, the charge at the gate capacitance, $\mathrm{C}_{\mathrm{g} 2}$, will discharge to a " L " while $\mathrm{C}_{\mathrm{g} 1}$ is charged to a " H ".

## Read Operation

Both Bit and $\overline{\text { Bit }}$ lines are precharged to " $H$ " when $\mathrm{T}_{5}$ and $\mathrm{T}_{6}$ are " ON ". To read a " L ", when the Row Select is activated, the Bit line discharges to " $L$ " through $T_{3}$ and $T_{1}$ while Bit remains at " H ". Thus, a " L " is presented to the $\mathrm{I} / \mathrm{O}$ bus through the Bit line.

