

**VCO Design  
(1 JULY 2002)**

Tan See Teck

	Contents	Page
1	Introduction	3
2	Architecture	4
3	Tuning Method	5
4	PTAT Current Reference	7
5	Result	8
6	Layout	19

# 1 Introduction


The objective is to design a VCO that center at 5GHz with five clock phases. It must be able to work under various process variations, temperature variation of 0 to 85°C and supply variation of 3.15 to 3.45V.

To obtain the five phases required by the phase detector (PD), ring type VCO is the most direct and simple choice.

Two types of ring VCO are suitable for our application – either ring LC VCO or ring RC VCO. Ring LC VCO has better phase noise performance than ring RC VCO. However, a total of 8 inductors will be required and large space will be needed as each inductor is about 200um by 200um.

RC VCO has poorer phase noise compare to LC VCO. However, for most CDR that utilities bang-bang type phase detector, ring type VCO with poorer phase noise are typically used. With ring RC VCO, substantial amount of space are saved.


The VCO need to supply four clock phases (differential signal), namely 0°, 45°, 90°, 135° and 180° for the bang-bang phase detector. The 180° can be obtained from 0° by using an inverter. A four-stage ring with one of its outputs cross-connected (180° phase shift) to the next stage will be able to provide the required phases.



The overall delay through the loop will determine the oscillation frequency ( $F_{osc}$ ). If the delay per stage is  $T_d$ , then the Period of oscillation is  $8 \cdot T_d$  and  $F_{osc} = 1 / (8 \cdot T_d)$ .

## 2 Overview

The block diagram of the VCO, references, tuning network and buffers are shown.



VCO core will generate four phases of  $0^\circ$ ,  $45^\circ$ ,  $90^\circ$  and  $135^\circ$ .  $180^\circ$  phase is obtained by passing  $0^\circ$  phase through an inverter.


The Isolation Buffers provide isolation to prevent VCO pulling.

External Buffers provide driving capability for external  $50\Omega$  environment. It consists of cascade of emitter follower and current switch.


The External Buffers are not required if VCO and PD is integrated into one dice.

### 3 Tuning Method


Delay interpolation is adapted for the tuning of VCO. Interpolation is accomplished by varying the tail current of the 2 amplifiers in opposite directions to realize a fast path and a slow path. This method allows a wide and robust tuning range to be accomplished so as to tolerate process and temperature variations.



VCO could be connected as shown by using four delay networks and four interpolators.



With the following connection, similar function is achieved without delay networks. This type of VCO is termed feed-forward VCO.




## 4 PTAT Current Reference

The VCO Core current sources are referred to a PTAT Current Reference (150uA). PTAT Current Reference is used because it has better power supply rejection ratio. If the supply rejection is poor, noise on supply line will modulate the current reference, and this in term will modulate the VCO and causes jitter.


The start-up time for the PTAT Current Reference is about 60ns as shown.

The variation of PTAT current reference against process, supply and temperature are also shown.




## 5 Result

The small signal open loop gain of the VCO Core is about 5.5dB to ensure reliable start-up of oscillation. The start-up time of oscillation is 1.1nS as shown.







The sensitivities of tuning curves towards variations of process/supply/temperature are shown. The tuning curve is sensitive to process variation of BJT and Resistor.



The voltage amplitudes (differential, Vpeak-to-peak) at the output of Isolation Buffer, under variations of process/supply/temperature are shown. The amplitude is >480mVpp differentially, enough to drive the PD when VCO and PD are integrated into the same dice.



The voltage amplitudes (differential, Vpp) at the output of External Buffer, under variations of process/supply/temperature are shown. The amplitude is >600mVpp differentially, enough to drive external 50Ω transmission line and test instrument for testing. The high amplitude is also sufficient to drive PD, which is in another package, if needed.



The current consumption, under variations of process/supply/temperature is shown shown.

I\_CORE\_xx is the current consumption of VCO Core, Isolation Buffer and PTAT Current Reference. It is typically 28.33mA.

I\_BUF\_xx is the current consumption of External Buffer and Simple Current Reference. It is typically 66.39mA. When VCO and PD are integrated into one dice, External Buffer is not required.

Vcc	I_CORE_vcc	I_BUF_vcc
3.150	27.59m	60.55m
3.300	28.33m	66.39m
3.450	29.03m	72.26m

proc_bip	I_CORE_bip	I_BUF_bip
-3.000	29.26m	61.14m
0.0000	28.33m	66.39m
3.000	27.54m	68.85m


  

proc_res	I_CORE_res	I_BUF_res
-3.000	35.82m	85.98m
0.0000	28.33m	66.39m
3.000	22.90m	53.08m


temp	I_CORE_temp	I_BUF_temp
0.0000	25.95m	63.75m
45.00	30.19m	68.53m
90.00	34.05m	73.45m

The following plots show the result of Monte Carlo Analysis. Number of trials run is 50. Temperature of 0°C at Vcc=3.45V and Temperature of 85°C at Vcc=3.15V are simulated. These two conditions represent the two extreme conditions of Fosc due to temperature and supply. As can be seen, the spreads are less than 1GHz and it will be safely covered by the typically 2GHz tuning range.




The tuning curve at typical condition is shown. The tuning voltage range is differentially from  $-1V$  to  $+1V$ . The tuning of VCO is done differentially with two complementary signal – TUNE\_UP and TUNE\_DN. For example, at marker m27, with common mode voltage of  $V_{CM}=1.5V$ ,  $TUNE\_UP=2V$ ,  $TUNE\_DN=1V$ ,  $F_{osc}=6.1GHz$  as shown. Hence, differential tuning voltage of  $+1V$  will give  $F_{osc}=6.1GHz$ .

The input common mode voltage of  $V_{tune}$  must be  $>1.5V$  for correct operation. The Charge Pump has to ensure that under normal operating condition,  $V_{CM}>1.5V$ . The four traces in the bottom plot show the effect of  $V_{CM}$  on tuning curve.



The power supply of PTAT current reference was varied by 100mV and the sensitivity of Fosc to supply was founded to be about 34MHz/V. This is considered low as compared to the 2GHz/V tuning sensitivity at the tuning port.


An Harmonic Analysis was also performed by connecting a 10mV, 10MHz sine wave to the power supply of PTAT current reference. As can be seen from the plot, -65dBc of spurious response resulted. This is low enough and it will not affect the noise performance of the CDR. Good decoupling practice on-chip will help prevent supply noise variation from exceeding 10mV. The critical issue is that the noise at tuning port, which has a high sensitivity of 2GHz/V, has to be kept very low.



The five clock phases required by the PD are shown.


PRE\_1 to PRE\_5 are the waveform at the output of Isolation Buffers. C1 to C5 are the waveform at the output of External Buffers.

As shown by the markers, PRE\_1 is leading PRE\_2 by 45°. In other words, PRE\_2 come later than PRE\_1.






Harmonic Balance is run and the results for a typical operating condition are shown. AP & AN is the waveform at the VCO Core whereas ISO\_AP & ISO\_AN is the waveform at the Isolation Buffer. Their differential waveforms are also shown. Their 3<sup>rd</sup> harmonic are -31dBc and -11dBc respectively.



The phase noise performance is shown. Five cases are simulated.

T_pn_typ	Vcc=3.3, Temperature=25
T_pn_temp0	Vcc=3.3, Temperature=0
T_pn_temp85	Vcc=3.3, Temperature=85
T_pn_vcc315	Vcc=3.15, Temperature=25
T_pn_vcc345	Vcc=3.45, Temperature=25

The phase noise should be read by taking the worst of .pnfm and .pnmx at each offset frequency. The phase noise is generally below that specified in NTU report with a margin of about 3 to 6dB.




## **6 Layout**

To maintain the correct 5 phases as required by PD, the layout must be symmetrical. There are a total of 10 inductors used in the final driver for inductive peaking. This enhances the slew rate of VCO signal as required by PD.

The layout of VCO will be inductors limited as each inductor size is about 200um by 200um (included clearance as required for reduction of EMC).

Layout Plan: (1.6mm\*1.6mm)



Layout Plan: VCO CORE.

