

How to kickstart App Development using Xilinx Ultrascale+ RFSoc ZCU216 Eval Platform

seeteck@gmail.com

Content:

- ❑ Skillset needed
- ❑ Xilinx RFSoc
- ❑ Tools & Reference Designs
- ❑ Brief Intro to Reference Design
- ❑ Demo: Vivado and Vitis Project Directory


**Slide + Demon (if time allowed) will
take about 50 min**

Skillset - Roughly 5 Categories:

- ❑ Architecture (FPGA, Prototype Platform)
- ❑ HDL (hardware description language)
- ❑ FPGA Design Flow (Integration of IP, Simulation, Synthesis, Implementation, Verification)
- ❑ Embedded C
- ❑ Compiler and IDE (Tool Chain)

Architecture of FPGA

Zynq® UltraScale+™ MPSoCs: CG Block Diagram



Page 3

© Copyright 2016–2018 Xilinx

❑ RFSoc = MPSoC + Data Converters

- ❑ Basic understanding of Processing System such as CPU, APU, RPU, MMU, Cache, DMA, DDR and etc.
- ❑ Basic understanding of commonly used connectivity such as UART, USB, I2C, SPI, ethernet and etc.
- ❑ Understanding of resources of Programmable Logic such as BRAM, URAM, DSP, GPIO, LUT, SLICE, CLB, IO standard and etc.
- ❑ Understanding of IP blocks such as FFT, FIR, DDS, NCO, PLL, Memory Controller and etc.

HDL


- Either VHDL or SystemVerilog

```
34 --down counter
35 --when enable, count from max_count to min_count
36 --assert count_end when min_count reach
37 procedure time_counter (signal en          : in std_logic;
38                          signal max_count   : in unsigned(31 DOWNT0 0);
39                          variable count     : inout unsigned(31 DOWNT0 0);
40                          constant min_count : in unsigned(31 DOWNT0 0);
41                          signal count_end   : out std_logic) is
42
43 begin
44     if en = '1' then
45         count := count - 1;
46         if count = min_count then
47             count_end <= '1';
48         end if;
49     else
50         count := max_count;
51         count_end <= '0';
52     end if;
53 end time_counter;
54
55 begin
56 -- call the procedure for a clocked-down-counter
57 -- control duration of toff
58 p_toff: process(clk)
59     variable t : unsigned(31 DOWNT0 0);
60 begin
61     if rising_edge(clk) then
62         time_counter(en_toff, t_off, t, TO_UNSIGNED(2,32), toff_stop);
63     end if;
64     count_toff <= t;
65 end process;
```

- ❑ Able to write/read with 1 language
(writing is always difficult than reading)
- ❑ Able to read with another language.
Sometimes you need to understand,
adapt and modify code that is written in
another language
- ❑ Different level of mastery of language
will impact design quality, upgradability
and maintainability of code
- ❑ Undetected bug could be as simple as
harmless and no body will ever detect it
or disaster waiting to be happen

Design Flow – IP Integration

- ❑ Able to configure each IP Core and Connect them together
- ❑ IP-reuse is essential part of fpga design




Design Flow – Simulation

```

15
16 entity tb_chirp is
17 end tb_chirp;
18
19 architecture behave of tb_chirp is
20
21 component chirp_dds
22 port (
23     aclk : IN STD_LOGIC;
24     aclken : IN STD_LOGIC;
25     aresetn : IN STD_LOGIC;
26     s_axis_phase_tvalid : IN STD_LOGIC;
27     s_axis_phase_tdata : IN STD_LOGIC_VECTOR(71 DOWNTO 0);
28     m_axis_data_tvalid : OUT STD_LOGIC;
29     m_axis_data_tdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
30     m_axis_phase_tvalid : OUT STD_LOGIC;
31     m_axis_phase_tdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
32 );
33 end component;
34
35 signal clk : std_logic;
36 signal en, en1, op_start, op_stop : std_logic;
37
38 -- -10M to +10M, Ton=2us
39 constant freq_start : STD_LOGIC_VECTOR(31 DOWNTO 0) := X"F5955556";
40 constant freq_stop : STD_LOGIC_VECTOR(31 DOWNTO 0) := X"0A6AAAAA";
41 constant freq_step : STD_LOGIC_VECTOR(31 DOWNTO 0) := X"000ADCB8";
42 constant time_on : STD_LOGIC_VECTOR(31 DOWNTO 0) := X"000001EB";
43 constant time_off : STD_LOGIC_VECTOR(31 DOWNTO 0) := X"00000000";
44
45 signal cos, sin : STD_LOGIC_VECTOR(11 DOWNTO 0);
46 signal wf_cos, wf_sin : STD_LOGIC_VECTOR(11 DOWNTO 0);
47 signal phase_out : STD_LOGIC_VECTOR(31 DOWNTO 0);
48 signal dum0, dum1 : STD_LOGIC_VECTOR(3 DOWNTO 0);
49 signal dum2 : STD_LOGIC_VECTOR(6 DOWNTO 0);

```

- Able to write good test bench to fully verify design, especially when designer and verifier are the same person



Design Flow – Verification (timing-closure)

- ❑ Concept of STA (static timing analysis), setup & hold time of digital circuit, clock domain, meta-stability and etc.
- ❑ Able to write the necessary constraint and false-path if necessary, in order to close timing
- ❑ Familiar with tcl language (google “ug835” and “ug894”)

```
1  #We need this PL_CLK to latch in PL SYSREF, then cross into ADC or DAC stream clock
2  #Our stream clock source from RFDC-PLL output, not from PL_CLK (external from PCB)
3  #Take out, MMCM input is def by tools
4  create_clock -period 8.138 -name pl_clk_in [get_ports FPGA_REFCLK_OUT_C_P]
5
6  #External PL clk (122.88MHz) go into MMCM to produce 491.52MHz for baseband clk
7  create_generated_clock -source [get_ports FPGA_REFCLK_OUT_C_P] -divide_by 1 [get_pins i_mmcm_pl/inst/clk_in1]
8
9  #sclk_pl_0 (named by tools) is clk from ps8. 100MHz not related to baseband clock
10 set_clock_groups -name async_ps_mmcm -asynchronous -group [get_clocks -of_objects [get_pins {i_ps/ps_block_i/zynq_ultra_
11
12 #up_bus timing
13 set_false_path -from [get_pins -of [get_cells -hier -filter {NAME =~ "*i_reg*e1_reg"}] -filter REF_PIN_NAME==C] -to [get_
14 set_max_delay -datapath_only -from [get_clocks [get_clocks -of_objects [get_pins {i_ps/ps_block_i/zynq_ultra_ps_e_0/U0/P
15 set_max_delay -datapath_only -from [get_clocks [get_clocks -of_objects [get_pins {i_ps/ps_block_i/zynq_ultra_ps_e_0/U0/P
```


Design Flow – Synthesis

Settings

☐ Write Incremental Synthesis

Incremental synthesis: Not set

Strategy: Vivado Synthesis Defaults (Vivado Synthesis 2019)

Description: Vivado Synthesis Defaults


▼ Synth Design (vivado)

tcl.pre		...
tcl.post		...
-flatten_hierarchy	rebuilt	▼
-gated_clock_conversion	off	▼
-bufg	12	
-fanout_limit	10,000	
-directive	Default	▼
-retiming		<input type="checkbox"/>
-fsm_extraction	auto	▼
-keep_equivalent_registers		<input type="checkbox"/>
-resource_sharing	auto	▼
-control_set_opt_threshold	auto	▼
-no_lc		<input type="checkbox"/>
-no_srlextract		<input type="checkbox"/>
-shreg_min_size	3	
-max_bram	-1	
-max_uram	-1	
-max_dsp	-1	
-max_bram_cascade_height	-1	
-max_uram_cascade_height	-1	
-cascade_dsp	auto	▼
-assert		<input type="checkbox"/>

- ❑ Understand how the tool perform mapping between RTL construct and FPGA resource
- ❑ Familiar with various attributes or directives (google “ug901”)


UNCLASSIFIED

Design Flow – Implementation (place and route)



- ❑ Understand the quality of the implemented design, such as resource usage, power consumption and etc
- ❑ Familiar with various attributes and directives (google “ug904”) and how to apply them if implementation can’t pass timing

Name	Slack ¹	Levels	High Fanout	From	To	Skew	Total Delay	Logic Delay	Net Delay	Logic %	Net %	Requirement	Source Clock
↳ Path 119	-0.227	1	145	g_ch[3].i_ch/i_L2/en0_reg/C	g_ch[3].i_ch/i_L2/i_filter/conf_valid_q_reg/S	-0.263	1.746	0.178	1.568	10.2	89.8	2.034	pl_clk_491p52
↳ Path 120	-0.221	1	145	g_ch[3].i_ch/i_L2/en0_reg/C	g_ch[3].i_ch/i_L2/i_filter/conf_valid_i_reg/S	-0.317	1.686	0.178	1.508	10.6	89.4	2.034	pl_clk_491p52
↳ Path 121	-0.214	1	145	g_ch[3].i_ch/i_L2/en0_reg/C	g_ch[3].i_ch/i_L2/i_filter/conf_data_reg[0]/CE	-0.318	1.691	0.178	1.513	10.5	89.5	2.034	pl_clk_491p52
↳ Path 122	-0.063	4	3	g_ch[1].i_ch/i_L2/data_del_reg[5]/C	g_ch[1].i_ch/i_L2/i_delay/adr_out_bot_reg/D	-0.385	1.559	0.474	1.085	30.4	69.6	2.034	pl_clk_491p52
↳ Path 123	-0.047	1	2	...tor.decimation_filter/DOOUT_reg[3]/C	...iftreg.gen_rtl_delay.delay_bus_reg[3][3]_srl4/D	-0.373	1.470	0.220	1.250	15.0	85.0	2.034	pl_clk_491p52
↳ Path 124	-0.044	3	3	g_ch[7].i_ch/i_L1/data_del_reg[3]/C	g_ch[7].i_ch/i_L1/i_delay/adr_out_sub_reg[15]/D	-0.333	1.592	0.433	1.159	27.2	72.8	2.034	pl_clk_491p52




Embedded C

```
70 err_t recv_callback(void *arg, struct tcp_pcb *tpcb,
71                      struct pbuf *p, err_t err)
72 {
73     /* do not read the packet if we are not in ESTABLISHED state */
74     if (!p) {
75         tcp_close(tpcb);
76         tcp_recv(tpcb, NULL);
77         return ERR_OK;
78     }
79
80     /* indicate that the packet has been received */
81     tcp_recved(tpcb, p->len);
82
83     ip_len = p->len;
84     //xil_printf("p->len = %d \n\r", p->len);
85     memcpy((void*)ip_buf, p->payload, ip_len);
86     ip_ptr = (char*) p->payload;
87     *(ip_buf + ip_len) = 0; //terminate string for app buffer
88     //xil_printf("lwip pter %p, app pter %p\n\r", ip_buf, ip_ptr);
89     gps_flag_ip = 1;
90
91     /* echo back the payload */
92     /* in this case, we assume that the payload is < TCP_SND_BUF */
93     if (tcp_sndbuf(tpcb) > p->len) {
94         err = tcp_write(tpcb, p->payload, 1, 1); //echo 1st byte as ACK
95     } else
96         xil_printf("no space in tcp_sndbuf\n\r");
97
98     /* free the received pbuf */
99     pbuf_free(p);
```

- ☐ Familiar with embedded C from basic to more advanced pointer
- ☐ Have basic concept of polling and interrupt service routine
- ☐ Able to use API or driver provided by BSP

Compiler and Toolchain

- ❑ Familiar with IDE such as Eclipse, Vitis or etc, and proper organization of C code and header files.



- ❑ Familiar with C library and BSP provided by IP vendors
- ❑ Process knowledge about how CPU execute its instruction
- ❑ Understand the process of linking and compilation

Zynq UltraScale+ RFSoc ZCU216 Eval Platform

TARGET APPLICATIONS

- > 4G and 5G Remote Wireless Infrastructure
- > Remote Radio for Massive MIMO
- > Fixed Wireless Access
- > 5G Baseband
- > Mobile Backhaul
- > Phased Array Radar
- > Remote-PHY for Cable Access DOCSIS 3.1
- > Test and Measurement
- > Satellite Communications
- > LiDAR

- ☐ [Ug1390](#)
- ☐ [Schematic](#)
- ☐ [xilinx-rfsoc-product-brief.pdf](#)

Figure 2: ZCU216 Component Locations

Round callout references a component on the front side of the board

Square callout references a component on the back side of the board





Figure 1: ZCU216 Evaluation Board Block Diagram



Zynq UltraScale+ RFSoc Feature Summary


URAM 80 block of 4K*72b (288Kb)
 $80*4K*72b = 320K*72b = 23040Kb = 22.5Mb$

Table 2: Zynq UltraScale+ RFSoc Feature Summary

		XCZU21DR	XCZU25DR	XCZU27DR	XCZU28DR	XCZU29DR	XCZU39DR	XCZU42DR		XCZU43DR	XCZU46DR		XCZU47DR	XCZU48DR	XCZU49DR
12-bit RF-ADC w/ DDC	# of ADCs	0	8	8	8	16	16	-		-	-		-	-	-
	Max Rate (GSPS)	0	4.096	4.096	4.096	2.058	2.220	-		-	-		-	-	-
14-bit RF-ADC w/ DDC	# of ADCs	-	-	-	-	-	-	8	2	4	8	4	8	8	16
	Max Rate (GSPS)	-	-	-	-	-	-	2.5	5.0	5.0	2.5	5.0	5.0	5.0	2.5
14-bit RF-DAC w/ DUC	# of DACs	0	8	8	8	16	16	8		4	12		8	8	16
	Max Rate (GSPS)	0	6.554	6.554	6.554	6.554	6.554	10.0		10.0	10.0		10.0	10.0	10.0
SD-FEC		8	0	0	8	0	0	0		0	8		0	8	0
Application Processing Unit		Quad-core Arm Cortex-A53 MPCore with CoreSight™; NEON and Single/Double Precision Floating Point; 32KB/32KB L1 Cache, 1MB L2 Cache													
Real-Time Processing Unit		Dual-core Arm Cortex-R5F with CoreSight; Single/Double Precision Floating Point; 32KB/32KB L1 Cache, and TCM													
Embedded and External Memory		256KB On-Chip Memory w/ECC; External DDR4; DDR3; DDR3L; LPDDR4; LPDDR3; External Quad-SPI; NAND; eMMC													
General Connectivity		214 PS I/O; UART; CAN; USB 2.0; I2C; SPI; 32b GPIO; Real Time Clock; Watchdog Timers; Triple Timer Counters													
High-Speed Connectivity		4 PS-GTR; PCIe® Gen1/2; Serial ATA 3.1; DisplayPort 1.2a; USB 3.0; SGMII													
System Logic Cells		930,300	678,318	930,300	930,300	930,300	930,300	489,300		930,300	930,300	930,300	930,300	930,300	930,300
CLB Flip-Flops		850,560	620,176	850,560	850,560	850,560	850,560	447,360		850,560	850,560	850,560	850,560	850,560	850,560
CLB LUTs		425,280	310,088	425,280	425,280	425,280	425,280	223,680		425,280	425,280	425,280	425,280	425,280	425,280
Distributed RAM (Mb)		13.0	9.6	13.0	13.0	13.0	13.0	6.8		13.0	13.0	13.0	13.0	13.0	13.0
Block RAM Blocks		1,080	792	1,080	1,080	1,080	1,080	648		1,080	1,080	1,080	1,080	1,080	1,080
Block RAM (Mb)		38.0	27.8	38.0	38.0	38.0	38.0	22.8		38.0	38.0	38.0	38.0	38.0	38.0
UltraRAM Blocks		80	48	80	80	80	80	160		80	80	80	80	80	80
UltraRAM (Mb)		22.5	13.5	22.5	22.5	22.5	22.5	45.0		22.5	22.5	22.5	22.5	22.5	22.5
DSP Slices		4,272	3,145	4,272	4,272	4,272	4,272	1,872		4,272	4,272	4,272	4,272	4,272	4,272
CMTs		8	6	8	8	8	8	5		8	8	8	8	8	8
Maximum HP I/O		208	299	299	299	312	312	128		299	312	299	299	299	312
Maximum HD I/O		72	48	48	48	96	96	24		48	48	48	48	48	96

Tools:

❑ Get the right version



Reference Design

❏ https://www.xilinx.com/member/zuplus_rfsoc_starter_designs.html

Zynq UltraScalePlus RFSoc Starter Designs Site

[Zynq UltraScalePlus RFSoc Starter Designs Site](#)

[Overview](#)[Documents](#)

Zynq® UltraScale+™ RFSoc Starter Designs Secure Site

Thank you for joining the Zynq UltraScalePlus RFSoc Starter Designs Secure Site. Here you will find example starter designs for RFSoc. This information is preliminary and subject to change.

This site is open to a limited audience. Please direct any questions regarding the content of this site to your Xilinx FAE.

NOTICE: This collection of pre-release example designs and documentation are proprietary information of Xilinx, Inc. and is being disclosed to you as a participant in an early access program. You may use the documentation and examples for evaluation purposes. You may modify example designs for evaluation purposes. The documentation and example designs are provided “as is” without guarantee of Xilinx support. The document collection contains preliminary information and is subject to change without notice. Documents provided herein may relate to products and/or services not yet available for sale, and provided solely for information purposes and are not intended, or to be construed, as an offer for sale or an attempted commercialization of such products and/or services.

EXPORT CONTROL DISCLAIMER: The Materials may contain technical data that is subject to certain controls on its export, reexport, or transfer (in-country) under applicable provisions of the U.S. Export Administration Regulations (“EAR”) administered by the U.S. Department of Commerce’s Bureau of Industry and Security and local trade regulations. The Materials may not be exported, reexported, or transferred (in-country) to any other person or company without first obtaining an export license or other approval that may be required under applicable provisions of the EAR and local trade regulations. With respect to any controlled technical data you receive from Xilinx, Xilinx will provide reasonable assistance to you in connection with the classification of any controlled technical data on the Commerce Control List of the EAR, but you are solely responsible for the classification per any local trade regulations, filing any applications, and obtaining any licenses or other approvals, that may be required in order for you to export, reexport, or transfer (in-country) of any such controlled technical data.

Zynq® UltraScale+™ RFSoc Starter Design Documents & Files

Here you will find preliminary documentation on Zynq UltraScalePlus RFSoc Starter Designs.


Documents

	Description	Design Link	Rev	Board	Tool Version	DAC (GSPS)	ADC (GSPS)	Real or IQ	MTS	Software
9	ZCU111 DMA Play Capture 2019.2.1	zcu111_dma_2019.2.1_RevA.zip	A	ZCU111	2019.2.1	1.47456	1.47456	Real	No	Bare-Metal
10	ZCU111 PL DDR4 Play and Capture with DMA 2019.2.1	zcu111_dma_MIG_2019.2.1_RevA.zip	A	ZCU111	2019.2.1	6.5536	4.096	Real	No	Bare-Metal
11	ZCU216 MTS 2021.1	ZCU216_MTS_2021.1_RevB.zip	B	ZCU216	2021.1	2.4	2.4	Real	Yes	Bare-Metal
12	ZCU208 DMA Capture 2020.2	Zcu208_4g_play_cap_2020p2_RevC.zip	C	ZCU208	2020.2	4.0	4.0	Real	No	Bare-Metal
13	ZCU111 DMA Play Capture 2020.1	zcu111_dma_2020.1_RevA.zip	A	ZCU111	2020.1	1.47456	1.47456	Real	No	Bare-Metal

Demonstration of design flow from RTL to Application C Code

- ❑ Use a reference design provided by Xilinx for ZCU216 RFSoc Prototype Board
- ❑ [Ref Design](#)
- ❑ To show the code and result at various check points of design flow using Xilinx Vivado and Vitis

MTS Demo Block Diagram



MATLAB DAC Tone Generator

Just gen wf and write to binary file,
tcl cmd will sent this content to BRAM

New tones can be created using waveform_gen_bin_export_RevD.mlx

The design comes with a pre-generated 100 MHz tone to use.

Note: This file slightly adjusts the frequency of the tone to properly fit into the number of samples.

Note: All MATLAB and Octave files are in the folder .\Matlab folder. Choose that folder in MATLAB.

MATLAB R2019a - sponsored third party support use

Current Folder

- Name
- waveform_cap_bin_import_MTS_MB_RevD.m
- waveform_cap_bin_import_MTS_MB_RevD.mlx
- waveform_cap_bin_import_MTS_RevD.m
- waveform_cap_bin_import_MTS_RevD.mlx
- waveform_cap_bin_import_RevD.m
- waveform_cap_bin_import_RevD.mlx
- waveform_gen_bin_export_RevD.m
- waveform_gen_bin_export_RevD.mlx

Live Editor - C:\rfsoc\ex_des\zcu216\mts\2p4g\v1\Matlab\waveform_gen_bin_export_RevD.mlx

```
1 klc; % clear command line
2 clear all; % clear all workspace variables
3 close all; % close all plots
4
5 fs_converter = 2.40e9 % Sample rate in Hz
6 frequency_requested = 100.0e6 % Target frequency for the tone.
7 amplitude = -6; % desired output amplitude in dBFS
8 interpolation_rate = 1; % Interpolation setting for the DAC
9 num_samples = 2^16; % The number of samples, 128k
10 num_bits = 2^15 % The number of bits of resolution
11 amplitude_fs = 0; % amplitude in dBFS
12
13 filedir = '..\out\' % Relative directory for all data files
14 %filedir = 'C:\rfsoc\ex_des\zcu111_dma_MIG_2019.2.1\out\' % Or use full path name
15 filename = [filedir 'rfsoc_2p4e9_100m_131072_-5db.csv']; % Output CSV file, not used when running the design
16 filenamebin = [filedir 'rfsoc_2p4e9_100m_131072_-5db.bin']; % Output bin file, not used when running the design
17 filenamebin2 = [filedir 'dac_output.bin']; % Output bin file, this is used when running the design
18 filenamebin3 = [filedir 'dac_output_dbfs.bin']; % Output bin file for dBFS, not used when running the design
```

'open' and select the .mlx

Note: All data files
are in the folder .\out
folder.


Download Waveform to memory

Adr Editor: /hier_play/axi_bram_ctrl_0/S_AXI is 0xa0080000 of 128KB

download_waveform.tcl performs the following functions.

1. Downloads the file 'dac_output.bin' to 128kB of BRAM.
2. The file is downloaded to address 0xa0080000.
3. The default file is a 100 MHz tone in a 128 kB file size, 64k samples.

```
# Download player waveform to uram
puts "Downloading player waveform"
targets -set -filter {name =~ "PSU"};
# targets -target-properties to find JTAG ID's - search for "level 0 name PSU"
#targets -set 9;
# 0x40001000
dow -force -data ./out/dac_output.bin 0xa0080000
```




```
Xsct Console
Xsct Process
section, .heap: 0x0005ecc0 - 0x00060cbf
section, .stack: 0x00060cc0 - 0x00063cbf
section, .coeff_mem: 0x000fde00 - 0x000fffff

0% OMB 0.0MB/s ??? ETA
26% OMB 0.2MB/s ??? ETA
56% OMB 0.2MB/s ??? ETA
82% OMB 0.2MB/s ??? ETA
100% OMB 0.2MB/s 00:01

Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/rfsoc/ex_des/zcu216/mts/2p4g/v1/ws/RFSOC_CLI/Debug/RFSOC_CLI.elf
Info: Cortex-A53 #0 (target 10) Running
source download_waveform.tcl
Downloading player waveform

0% OMB 0.0MB/s ??? ETA
75% OMB 0.2MB/s ??? ETA
100% OMB 0.2MB/s 00:00
Successfully downloaded C:/rfsoc/ex_des/zcu216/mts/2p4g/v1/out/dac_output.bin
xsct%
<
xsct%
```

source download_waveform.tcl



▼ /zynq_ultra_ps_e_0

▼ /zynq_ultra_ps_e_0/Data (39 address bits : 0x00A0000000 [256M] ,0x0400000000 [4G] ,0x1000000000 [224G])

/adc_gpio_0/S_AXI	S_AXI	Reg	0x00_A006_0000	64K	-	0x00_A006_FFFF
/axi_gpio_spi_mux/S_AXI	S_AXI	Reg	0x00_A004_0000	64K	-	0x00_A004_FFFF
/axi_uartlite_0/S_AXI	S_AXI	Reg	0x00_A005_0000	64K	-	0x00_A005_FFFF
/clk_phase_sync/S_AXI	S_AXI	Reg	0x00_A014_0000	64K	-	0x00_A014_FFFF
/dac_gpio/S_AXI	S_AXI	Reg	0x00_A007_0000	64K	-	0x00_A007_FFFF
/hier_cap0/axi_bram_ctrl_0/S_AXI	S_AXI	Mem0	0x00_A00A_0000	128K	-	0x00_A00B_FFFF
/hier_cap1/axi_bram_ctrl_0/S_AXI	S_AXI	Mem0	0x00_A00C_0000	128K	-	0x00_A00D_FFFF
/hier_cap2/axi_bram_ctrl_0/S_AXI	S_AXI	Mem0	0x00_A00E_0000	128K	-	0x00_A00F_FFFF
/hier_cap3/axi_bram_ctrl_0/S_AXI	S_AXI	Mem0	0x00_A010_0000	128K	-	0x00_A011_FFFF
/hier_dac_cap/axi_bram_ctrl_0/S_AXI	S_AXI	Mem0	0x00_A012_0000	128K	-	0x00_A013_FFFF
/mb_clk_sync_gpio0/S_AXI	S_AXI	Reg	0x00_A015_0000	64K	-	0x00_A015_FFFF
/usp_rf_data_converter_0/s_axi	s_axi	Reg	0x00_A000_0000	256K	-	0x00_A003_FFFF



```
> dacMemPlay
DAC BRAM player running.
>
```

```
55 void cli_uram_play_cap_init(void)
56 {
57     static CMDSTRUCT cliCmds[] = {
58         //000000000001111111112222 000000000011111111222222222233333333
59         //012345678901234567890123 01234567890123456789012345678
60         {"##### play/cap commands #####", " ", 0, *cmdComment },
61 #if URAM_PLAY_EN == 1
62         {"dacMemPlay", "- start the DAC URAM/BRAM player", 0, *dacMemPlay},
63         {"dacMemStop", "- stop the DAC URAM/BRAM player", 0, *dacMemStop},
64         {"clkSync", "- Sync Clock Modules", 0, *clkSync},
65     }
```

```
94 *****
95 #if URAM_PLAY_EN == 1
96 void dacMemPlay (u32 *cmdVals)
97 {
98     u32 tmpVal;
99
100     tmpVal = Xil_In32(GPIO_DAC_BASE);
101     tmpVal = tmpVal | GPIO_DAC_PLAY_EN_MSK; //Set uram play enable
102     Xil_Out32(GPIO_DAC_BASE, tmpVal);
103     xil_printf("DAC BRAM player running. \n\r");
104
105     return;
106 }
107
```

```
19 #if URAM_PLAY_EN == 1
20 #define GPIO_DAC_BASE XPAR_DAC_GPIO_BASEADDR
21
22 #define GPIO_DAC_PLAY_EN_MSK 0x1
23 #endif
```

```
1164 /* Definitions for peripheral DAC_GPIO */
1165 #define XPAR_DAC_GPIO_BASEADDR 0xA0070000
```





```

69     assign portA_cpu_wdata = 0;
70     assign portA_we = 0;
71
72     assign axis_tdata = reg_axis_tdata;
73     assign portA_clk = axis_clk;
74     assign portA_rst = ~axis_aresetn;
75     assign axis_tvalid = reg_axis_tvalid;
76
77     always @(posedge axis_clk) begin
78         reg_axis_tdata <= portA_cpu_rdata;
79     end
80
81     always @(posedge axis_clk)
82     begin
83         if (!axis_aresetn) begin
84             reg_axis_tvalid <= 0;
85             portAcpu_addr <= 0;
86             portA_en <= 0;
87         end else begin
88             if (enable == 1'b1) begin
89                 reg_axis_tvalid <= 1;
90                 portAcpu_addr <= portAcpu_addr + DWIDTH/8;
91                 portA_en <= 1'b1;
92             end else begin
93                 reg_axis_tvalid <= 0;
94                 portAcpu_addr <= 0;
95                 portA_en <= 1'b0;
96             end
97         end
98     end
99 end
100
101
102 endmodule

```

❑ Modify and/or insert own application



Thank you